Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

4

APCCAS
2002
IEEE

favoriteEmaildiscussreport

100views Hardware» more APCCAS 2002»

Parasitic capacitance modeling for multilevel interconnects

13 years 10 months ago

Parasitic capacitance modeling for multilevel interconnects

Download ir.library.osaka-u.ac.jp

Sadahiro Tani, Yoshihiro Uchida, Makoto Furuie, Sh

Real-time Traffic

APCCAS 2002 | Hardware |

claim paper

Related Content

» A More Effective CEFF

» Onchip inductance cons and pros

» Accurate interconnect modeling towards multimillion transistor chips as microwave circuits

» A physical model for the transient response of capacitively loaded distributed rlc interco...

» Compact modelling of ThroughSilicon Vias TSVs in threedimensional 3D integrated circuits

» Hierarchical Interconnect Circuit Models

» ANNBased Spiral Inductor Parameter Extraction and Layout ReDesign

Post Info
More Details (n/a)

Added	14 Jul 2010
Updated	14 Jul 2010
Type	Conference
Year	2002
Where	APCCAS
Authors	Sadahiro Tani, Yoshihiro Uchida, Makoto Furuie, Shuji Tsukiyama, BuYeol Lee, S. Nishi, Y. Kubota, Isao Shirakawa, S. Imai

Comments (0)