Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DSD
2007
IEEE

favoriteEmaildiscussreport

86views Hardware» more DSD 2007»

Toggle Equivalence Preserving (TEP) Logic Optimization

14 years 14 days ago

Toggle Equivalence Preserving (TEP) Logic Optimization

Download eigold.tripod.com

Eugene Goldberg, Kanupriya Gulati, Sunil P. Khatri

Real-time Traffic

DSD 2007 | Hardware |

claim paper

Related Content

» On equivalence checking and logic synthesis of circuits with a common specification

» Pushing extrema aggregates to optimize logic queries

» Efficient Logic Optimization Using Regularity Extraction

» Structuring Optimizing Transformations and Proving Them Sound

» Unfolding in CHR

Post Info
More Details (n/a)

Added	02 Jun 2010
Updated	02 Jun 2010
Type	Conference
Year	2007
Where	DSD
Authors	Eugene Goldberg, Kanupriya Gulati, Sunil P. Khatri

Comments (0)