Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

64

Voted

ASPDAC
2008
ACM

81views Hardware» more ASPDAC 2008»

A 1.2GHz delayed clock generator for high-speed microprocessors

15 years 4 months ago

A 1.2GHz delayed clock generator for high-speed microprocessors

Download www.cecs.uci.edu

Inhwa Jung, Moo-young Kim, Chulwoo Kim

Real-time Traffic

ASPDAC 2008 | Hardware |

claim paper

Related Content

» Reduced Delay Uncertainty in High Performance Clock Distribution Networks

» On Testing the Path Delay Faults of a Microprocessor Using its Instruction Set

» The TCP Minimum RTO Revisited

» ATPG for NoiseInduced Switch Failures in Domino Logic

» Clock rate versus IPC the end of the road for conventional microarchitectures

» Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse

» Measuring WCDMA and HSDPA Delay Characteristics with QoSMeT

» A methodology for correctbyconstruction latency insensitive design

» Control Techniques to Eliminate Voltage Emergencies in High Performance Processors

Post Info
More Details (n/a)

Added	12 Oct 2010
Updated	12 Oct 2010
Type	Conference
Year	2008
Where	ASPDAC
Authors	Inhwa Jung, Moo-young Kim, Chulwoo Kim

Comments (0)