Sciweavers

ISCAS
2005
IEEE

A 1.2V multi Gb/s/pin memory interface circuits with high linearity and low mismatch

14 years 5 months ago
A 1.2V multi Gb/s/pin memory interface circuits with high linearity and low mismatch
Tae-Hyoung Kim, Uk-Rae Cho, Hyun-Geun Byun
Added 25 Jun 2010
Updated 25 Jun 2010
Type Conference
Year 2005
Where ISCAS
Authors Tae-Hyoung Kim, Uk-Rae Cho, Hyun-Geun Byun
Comments (0)