Sciweavers

ISCAS
2008
IEEE

An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture

14 years 6 months ago
An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture
Santanu Sarkar 0002, Ravi Sankar Prasad, Sanjoy Ku
Added 31 May 2010
Updated 31 May 2010
Type Conference
Year 2008
Where ISCAS
Authors Santanu Sarkar 0002, Ravi Sankar Prasad, Sanjoy Kumar Dey, Vinay Belde, Swapna Banerjee
Comments (0)