An analytical model describing the relationships between logic architecture and FPGA density

This paper describes an analytical model, based principally on Rent's Rule, that relates logic architectural parameters to the area efficiency of an FPGA. In particular, the model relates the lookup-table size, the cluster size, and the number of inputs per cluster to the amount of logic that can be packed into each lookup-table and cluster, and the number of used inputs per cluster. Comparison to experimental results show that our models are accurate. This accuracy combined with the simple form of the equations make them a powerful tool for FPGA architects to better understand and guide the development of future FPGA architectures.

• Type: Conference
• Year: 2008
• Where: FPL
• Authors: Andrew Lam, Steven J. E. Wilton, Philip Heng Wai Leong, Wayne Luk
• Keywords: Cluster Size, FPL 2008, Future Fpga Architectures, Hardware, Logic Architectural Parameters