Compact FPGA-based True and Pseudo Random Number Generators

Two FPGA based implementations of random number generators intended for embedded cryptographic applications are presented. The first is a true random number generator (TRNG) which employs oscillator phase noise, and the second is a bit serial implementation of a Blum Blum Shub (BBS) pseudorandom number generator (PRNG). Both designs are extremely compact and can be implemented on any FPGA or PLD device. They were designed specifically for use as FPGA based cryptographic hardware cores. The TRNG and PRNG were tested using the NIST and Diehard random number test suites.

• Type: Conference
• Year: 2003
• Where: FCCM
• Authors: Kuen Hung Tsoi, K. H. Leung, Philip Heng Wai Leong
• Keywords: FCCM 2003, Hardware, Random Number, Random Number Generator, True Random Number Generator