Constraint-Based Random Stimuli Generation for Hardware Verification

14 years 10 days ago

Download www.aaai.org

We report on random stimuli generation for hardware verification in IBM as a major application of various artificial intelligence technologies, including knowledge representation, expert systems, and constraint satisfaction. The application has been developed for almost a decade, with huge payoffs. Research and development around this application is still thriving, as we continue to cope with the ever-increasing complexity of modern hardware systems and demanding business environments.

Yehuda Naveh, Michal Rimon, Itai Jaeger, Yoav Katz

Real-time Traffic

AAAI 2006 | Artificial Intelligence Technologies | Intelligent Agents | Modern Hardware Systems | Random Stimuli Generation |

claim paper

» PlatformBased Testbench Generation

» Stimulus generation for constrained random simulation

» A mixedsignal verification kit for verification of analoguedigital circuits

» Intelligent Random Vector Generator Based on Probability Analysis of Circuit Structure

» Impact of hardware emulation on the verification quality improvement

» Coverage directed test generation for functional verification using bayesian networks

» Comparing two testbench methods for hierarchical functional verification of a bluetooth ba...

» An SPU reference model for simulation random test generation and verification

Post Info
More Details (n/a)

Added	30 Oct 2010
Updated	30 Oct 2010
Type	Conference
Year	2006
Where	AAAI
Authors	Yehuda Naveh, Michal Rimon, Itai Jaeger, Yoav Katz, Michael Vinov, Eitan Marcus, Gil Shurek

Comments (0)

Sciweavers

Constraint-Based Random Stimuli Generation for Hardware Verification

AAAI 2006 | Artificial Intelligence Technologies | Intelligent Agents | Modern Hardware Systems | Random Stimuli Generation |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers