Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

85

Voted

PATMOS
2005
Springer

91views Modeling and Simulation» more PATMOS 2005»

A Design Methodology for Secured ICs Using Dynamic Current Mode Logic

15 years 8 months ago

A Design Methodology for Secured ICs Using Dynamic Current Mode Logic

Download www.uclouvain.be

François Macé, François-Xavie

Real-time Traffic

PATMOS 2005 |

claim paper

Related Content

» Design Method for Constant Power Consumption of Differential Logic Circuits

» Low power synthesis of dynamic logic circuits using finegrained clock gating

» Security Evaluation Against Electromagnetic Analysis at Design Time

» Low power clock buffer planning methodology in FD placement for large scale circuit design

» A novel synthesis approach for active leakage power reduction using dynamic supply gating

» Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate c...

» GridRod a dynamic runtime scheduler for grid workflows

» Mapping for better than worstcase delays in LUTbased FPGA designs

» Combinational equivalence checking for threshold logic circuits

Post Info
More Details (n/a)

Added	28 Jun 2010
Updated	28 Jun 2010
Type	Conference
Year	2005
Where	PATMOS
Authors	François Macé, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat

Comments (0)