Dispatching heuristic for wafer fabrication

As the semiconductor industry moves into the next millennium, companies increasingly will be faced with production obstacles that impede their ability to remain competitive. Effective equipment and line management planning will increasingly be required to maximize profitability while maintaining the flexibility to keep pace with rapidly changing manufacturing environment. In this paper, the authors present a two-bottleneck machines center model for wafer operations analysis. A new dispatching rule Balance Work Content, BWC, is introduced. This is a selective dispatching rule whereby it attempts to maximize the utilization of bottleneck machine. A systematic approach to assessing the impact of BWC is presented. Extensive simulation runs on both the deterministic and stochastic models developed shows its supremacy over conventional approaches of FIFO and SPT.

• Type: Conference
• Year: 2001
• Where: WSC
• Authors: Loo Hay Lee, Loon Ching Tang, Soon Chee Chan
• Keywords: Dispatching Rule, Dispatching Rule Balance, Modeling And Simulation, Selective Dispatching Rule, WSC 2001