Distributed parallel scheduling algorithms for high-speed virtual output queuing switches

Abstract—This paper presents a novel scalable switching architecture for input queued switches with its proper arbitration algorithms. In contrast to traditional switching architectures where the scheduler is implemented by one single centralized scheduling device, the proposed architecture connects several single scheduling devices in series and a distributed scheduling algorithm is run sequentially on them, whereby the inputs of each single scheduling device build connections to a group of outputs, considering both their local transmission requests as well as global outputs availability information. We show that a pipeline pattern can be used to increase the efficiency of the scheduling scheme with scheduling algorithms running in parallel on all the separate scheduling devices. We first introduce a distributed parallel round robin scheduling algorithm (DPRR) for the proposed architecture. Through the analysis of simulation results on various admissible traffics, it is shown tha...

• Type: Conference
• Year: 2009
• Where: ISCC
• Authors: Lotfi Mhamdi, Mounir Hamdi
• Keywords: Communications, ISCC 2009, Robin Scheduling Algorithm, Scheduling Algorithm, Scheduling Devices