DPA Leakage Models for CMOS Logic Circuits

In this paper, we propose new models for directly evaluating DPA leakage from logic information in CMOS circuits. These models are based on the transition probability for each gate, and are naturally applicable to various actual devices for simulating power analysis. We also report the effectiveness of the previously known enhanced DPA on our model. Furthermore, we demonstrate the weakness of previously known hardware countermeasures for both our model and FPGA and suggest secure conditions for the hardware countermeasure.

• Type: Conference
• Year: 2005
• Where: CHES
• Authors: Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa
• Keywords: CHES 2005, Cryptography, DPA Leakage, Enhanced Dpa, Hardware Countermeasure