The Effects of STEF in Finely Parallel Multithreaded Processors

The throughput of a multiple-pipelined processor suffers due to lack of sufficient instructions to make multiple pipelines busy and due to delays associated with pipeline dependencies. Finely Parallel Multithreaded Processor (FPMP) architectures try to solve these problems by dispatching multiple instructions from multiple instruction threads in parallel. This paper proposes an analytic model which is used to quantify the advantage of FPMP architectures. The effects of four important parameters in FPMP, S, T, E, and F, (STEF) will be evaluated. Unlike previous analytic models of multithreaded architecture, the model presented here concerns the performance of multiple pipelines. It deals not only with pipeline dependencies but also with structure conflicts. The model accepts the configuration parameters of a FPMP, the distribution of instruction types, and the distribution of interlock delay cycles. The model provides a quick performance prediction and a quick utilization prediction...

• Type: Conference
• Year: 1995
• Where: HPCA
• Authors: Yamin Li, Wanming Chu
• Keywords: Analytic Models, Distributed And Parallel Computing, HPCA 1995, Multiple Pipelines, Pipeline Dependencies