In the design of embedded systems-on-chip, the success of a product generation depends on the exibility to accommodate future design changes. This requirement in uences the hardware-software partitioning strategy. Therefore we propose a novel hardware-software architecture and mapping methodology, which provide new trade-o opportunities for cost-e ective component reuse.