Fast and accurate resource estimation of automatically generated custom DFT IP cores

This paper presents an equation-based resource utilization model for automatically generated discrete Fourier transform (DFT) soft core IPs. The parameterized DFT IP generator allows a user to make customized tradeoffs between cost and performance and between utilization of different resource classes. The equation-based resource model permits immediate and accurate estimation of resource requirements as the user considers the different generator options. Furthermore, the fast turnaround of the model allows it to be combined with a search algorithm such that the user could query automatically for an optimal design within the stated performance and resource constraints. Following a brief review of the DFT IP generator, this paper presents the development of the equation-based models for estimating slice and hard macro utilizations in the Xilinx Virtex-II Pro FPGA family. The evaluation section shows that an average error of 6.1% is achievable by a model of linear equations that can be e...

• Type: Conference
• Year: 2006
• Where: FPGA
• Authors: Peter A. Milder, Mohammad Ahmad, James C. Hoe, Markus Püschel
• Keywords: DFT IP Generator, Discrete Fourier Transform, Equation-based Resource, FPGA, FPGA 2006