Fast Asynchronous Shift Register for Bit-Serial Communication

A fast asynchronous shift register is used as the serializer and de-serializer in a novel bit-serial on-chip communication link. The link employs two-phase transition-based LEDR encoding. Acknowledgement is generated only at the word level, rather than bit by bit. The shift register is designed to achieve bit time of a single gate delay. It is based on a wave-pipelined control path and on transition latches. The circuit achieved 67 Gbps data rate when simulated on 65nm CMOS technology and was immune to in-die process variations of up to 10σ.

• Type: Conference
• Year: 2006
• Where: ASYNC
• Authors: Rostislav (Reuven) Dobkin, Ran Ginosar, Avinoam Kolodny
• Keywords: ASYNC 2006, Asynchronous Shift Register, Hardware, On-chip Communication Link, Shift Register