FPGA based string matching for network processing applications

String matching is a key problem in many network processing applications. Current implementations of this process using software are time consuming and cannot meet gigabit bandwidth requirements. Implementing this process in hardware improves the search time considerably and has several other advantages. This paper presents an array based hardware implementation of this time consuming process for network intrusion detection and directory lookup applications using reconfigurable hardware. These designs are coded in VHDL targeting a Xilinx Virtex-II Pro FPGA and are evaluated in terms of the speed and resource utilization.

• Type: Journal
• Year: 2008
• Where: MAM
• Authors: Janardhan Singaraju, John A. Chandy
• Keywords: Array Based Hardware, Gigabit Bandwidth Requirements, MAM 2008, Network Processing Applications