Gate Sizing For Cell Library-Based Designs

With increasing time-to-market pressure and shortening semiconductor product cycles, more and more chips are being designed with library-based methodologies. In spite of this shift, the problem of discrete gate sizing has received significantly less attention than its continuous counterpart. On the other hand, cell sizes of many realistic libraries are sparse, for example, geometrically spaced, which makes the nearest rounding approach inapplicable as large timing violations may be introduced. Therefore, it is highly desirable to design an effective algorithm to handle this discrete gate sizing problem. Such an algorithm is proposed in this paper. The algorithm is a continuous solution guided dynamic programming approach. A set of novel techniques, such as Locality Sensitive Hashing based solution selection and stage pruning, are also proposed to accelerate the algorithm and improve the solution quality. Our experimental results demonstrate that (1) nearest rounding approach often lea...

• Type: Conference
• Year: 2007
• Where: DAC
• Authors: Shiyan Hu, Mahesh Ketkar, Jiang Hu
• Keywords: DAC 2007, Design Automation, Gate Sizing Problem, Large Timing Violations, Nearest Rounding Approach