Generating high-performance custom floating-point pipelines

Custom operators, working at custom precisions, are a key ingredient to fully exploit the FPGA flexibility advantage for high-performance computing. Unfortunately, such operators are costly to design, and application designers tend to rely on less efficient off-the-shelf operators. To address this issue, an open-source architecture generator framework is introduced. Its salient features are an easy learning curve from VHDL, the ability to embed arbitrary synthesizable VHDL code, portability to mainstream FPGA targets from Xilinx and Altera, automatic management of complex pipelines with support for frequency-directed pipeline, and automatic test-bench generation. This generator is presented around the simple example of a collision detector, which it significantly improves in accuracy, DSP count, logic usage, frequency and latency with respect to an implementation using standard floating-point operators.

• Type: Conference
• Year: 2009
• Where: FPL
• Authors: Florent de Dinechin, Cristian Klein, Bogdan Pasca
• Keywords: Arbitrary Synthesizable Vhdl, Efficient Off-the-shelf Operators, FPGA flexibility Advantage, FPL 2009, Hardware