Global Critical Path: A Tool for System-Level Timing Analysis

An effective method for focusing optimization effort on the most important parts of a design is to examine those elements on the critical path. Traditionally, the critical path is defined at the RTL level, as the longest path in the combinational logic between clocked registers. In this paper, we present a system-level timing analysis technique to define the concept of a Global Critical Path (GCP), for predicting system-level performance. We show how the GCP can be used as a theoretical and practical tool for understanding, summarizing and optimizing the behavior of highly concurrent self-timed circuits. We formally define the GCP and show how it can be constructed using a discrete event model and hardware profiling techniques. The GCP provides valuable insight into the control-path behavior of circuits and in finding system-level bottlenecks. We have incorporated the GCP construction and analysis framework into a high-level synthesis and simulation toolchain, thus enabling complete a...

• Type: Conference
• Year: 2007
• Where: DAC
• Authors: Girish Venkataramani, Mihai Budiu, Tiberiu Chelcea, Seth Copen Goldstein
• Keywords: DAC 2007, Design Automation, GCP Construction, Global Critical Path, System-level Timing Analysis