Hardware code generation from dataflow programs

The elaboration of new systems on embedded targets is becoming more and more complex. In particular, multimedia devices are now implemented using mixed hardware and software architecture, which improve the computational power but also increase the design complexity and the time to market. New design flows have been developed to help designers in the development of complex architecture. These design flows are often based on the use of languages with a higher abstraction. RVC-CAL is a dataflow programming language which provides the good features in this context. An RVC-CAL dataflow program can be compiled to various target software languages (e.g. C, Java, LLVM) with the Open RVC-CAL Compiler (Orcc). In this paper, we will present a new hardware code generator that generates a high-quality portable VHDL code with hierarchical architecture from a RVC-CAL dataflow program in a matter of seconds. The paper explains the underlying principles of the hardware code generator, and presents the...

• Type: Journal
• Year: 2010
• Where: DASIP
• Authors: Nicolas Siret, Matthieu Wipliez, Jean-François Nezan, Aimad Rhatay
• Keywords: DASIP 2010, Dataflow Programming Language, Hardware Code Generator, Image Processing, RVC-CAL Dataflow Program