Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

29

ARCS
2008
Springer

favoriteEmaildiscussreport

124views Software Engineering» more ARCS 2008»

A Hardware Packet Re-Sequencer Unit for Network Processors

14 years 26 days ago

A Hardware Packet Re-Sequencer Unit for Network Processors

Download arcs08.inf.tu-dresden.de

Michael Meitinger, Rainer Ohlendorf, Thomas Wild,

Real-time Traffic

ARCS 2008 | Software Engineering |

claim paper

Related Content

» Introducing scalability in network measurement toward 10 Gbps with commodity hardware

» A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access

» The case for hardware transactional memory in software packet processing

» A Hardware Acceleration Unit for MPI Queue Processing

» Ruler highspeed packet matching and rewriting on NPUs

» UNITE Uniform HardwareBased Network Intrusion deTection Engine

» TMDMPI An MPI Implementation for Multiple Processors Across Multiple FPGAs

» Performance Enhancement of Network Devices with MultiCore Processors

» Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors

Post Info
More Details (n/a)

Added	12 Oct 2010
Updated	12 Oct 2010
Type	Conference
Year	2008
Where	ARCS
Authors	Michael Meitinger, Rainer Ohlendorf, Thomas Wild, Andreas Herkersdorf

Comments (0)