Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

102

Voted

ASYNC
2004
IEEE

78views Hardware» more ASYNC 2004»

Hiding Synchronization Delays in a GALS Processor Microarchitecture

15 years 6 months ago

Hiding Synchronization Delays in a GALS Processor Microarchitecture

Download www.cs.rochester.edu

We analyze an Alpha 21264-like Globally

Greg Semeraro, David H. Albonesi, Grigorios Magkli

Real-time Traffic

ASYNC 2004 | Hardware | MCD Processor | Performance Degradation | Superscalar Execution |

claim paper

Related Content

» A mixedclock issue queue design for globally asynchronous locally synchronous processor co...

» Hiding Cache Miss Penalty Using Prioritybased Execution for Embedded Processors

» Frontend FrequencyVoltage Adaptation for Optimal EnergyDelay2

» Dynamic frequency and voltage control for a multiple clock domain microarchitecture

» Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines

» Dynamic CapacitySpeed Tradeoffs in SMT Processor Caches

» Mixedclock issue queue design for energy aware highperformance cores

» The Synergy of Multithreading and AccessExecute Decoupling

» Asynchronous Bypass Channels Improving Performance for Multisynchronous NoCs

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2004
Where	ASYNC
Authors	Greg Semeraro, David H. Albonesi, Grigorios Magklis, Michael L. Scott, Steven G. Dropsho, Sandhya Dwarkadas

Comments (0)