A high speed word level finite field multiplier using reordered normal basis

— Reordered normal basis is a certain permutation of a type II optimal normal basis. In this paper, a high speed design of a word level finite field multiplier using reordered normal basis is presented. Proposed architecture has a very regular structure which makes it suitable for VLSI implementation. Architectural complexity comparison shows that the new architecture has smaller critical path delay compared to other word level multipliers available in open literature at the cost of having moderately higher area complexity. The new architecture out performs all other similar proposals considering the product of area and delay as a measure of performance.

• Type: Conference
• Year: 2008
• Where: ISCAS
• Authors: Ashkan Hosseinzadeh Namin, Huapeng Wu, Majid Ahmadi
• Keywords: Hardware, ISCAS 2008, Normal Basis, Optimal Normal Basis, Word Level