Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture

We believe that future many-core architectures should support a simple and scalable way to execute many threads that are generated by parallel programs. A good candidate to implement an efficient and scalable execution of threads is the DTA (Decoupled Threaded Architecture), which is designed to exploit fine/medium grained Thread Level Parallelism (TLP) by using a hardware scheduling unit and relying on existing simple cores. In this paper, we present an initial implementation of DTA concept in a many-core architecture where it interacts with other architectural components designed from scratch in order to address the problem of scalability. We present initial results that show the scalability of the solution that were obtained using a many-core simulator written in SARCSim (a variant of UNISIM) with DTA support.

• Type: Conference
• Year: 2009
• Where: SAMOS
• Authors: Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
• Keywords: Embedded Systems, Future Many-core Architectures, Many-core Architecture, SAMOS 2009, Thread Level Parallelism