Incremental exploration of the combined physical and behavioral design space

Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly important factors such as the impact of interconnect on the area and power consumption of integrated circuits. Bringing physical information up into the logic level or even behavioral-level stages of system design is essential to solve this problem. In this paper, we present an incremental floorplanning high-level synthesis system. This system integrates high-level and physical design algorithms to concurrently improve a system's schedule, resource binding, and floorplan, thereby allowing the incremental exploration of the combined behavioral-level and physical-level design space. Compared with previous approaches that repeatedly call loosely coupled floorplanners for physical estimation, this approach has the benefit of efficiency, stability, and better quality of results. For designs containing functional ...

• Type: Conference
• Year: 2005
• Where: DAC
• Authors: Zhenyu (Peter) Gu, Jia Wang, Robert P. Dick, Hai Zhou
• Keywords: Computer-aided Design, DAC 2005, Design Automation, Physical Design Algorithms, Physical-level Design Space