Latency Insensitive Protocols

The theory of latency insensitive design is presented as the foundation of a new correct by construction methodology to design very large digital systems by assembling blocks of Intellectual Properties. Latency insensitive designs are synchronous distributed systems and are realized by assembling functional modules exchanging data on communication channels according to an appropriate protocol. The goal of the protocol is to guarantee that latency insensitive designs composed of functionally correct modules, behave correctly independently of the wire delays. A latency-insensitive protocol is presented that makes use of relay stations buffering signals propagating along long wires. To guarantee correct behavior of the overall system, modules must satisfy weak conditions. The weakness of the conditions makes our method widely applicable.

• Type: Conference
• Year: 1999
• Where: CAV
• Authors: Luca P. Carloni, Kenneth L. McMillan, Alberto L. Sangiovanni-Vincentelli
• Keywords: CAV 1999, Correct Modules, Hardware, Latency Insensitive Designs, Modules Exchanging Data