Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
22
click to vote
ASPDAC
2008
ACM
favorite
Email
discuss
report
120
views
Hardware
»
more
ASPDAC 2008
»
A low-leakage current power 180-nm CMOS SRAM
13 years 10 months ago
Download
www.aspdac.com
Tadayoshi Enomoto, Yuki Higuchi
Real-time Traffic
ASPDAC 2008
|
Hardware
|
claim paper
Related Content
»
SRAM Cell Current in Low Leakage Design
»
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
»
A low leakage 9t sram cell for ultralow power operation
»
High Read Stability and Low Leakage Cache Memory Cell
»
An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAM
»
Leakage Controlled Read Stable Static Random Access Memories
»
Leakage Biased Sleep Switch Domino Logic
»
Congestionaware power grid optimization for 3D circuits using MIM and CMOS decoupling capa...
»
Pareto Points in SRAM Design Using the Sleepy Stack Approach
more »
Post Info
More Details (n/a)
Added
12 Oct 2010
Updated
12 Oct 2010
Type
Conference
Year
2008
Where
ASPDAC
Authors
Tadayoshi Enomoto, Yuki Higuchi
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision