Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

99

Voted

GLVLSI
1998
IEEE

119views VLSI» more GLVLSI 1998»

A Methodology for High Level Power Estimation and Exploration

15 years 7 months ago

A Methodology for High Level Power Estimation and Exploration

Download www.cs.york.ac.uk

Vamsi Krishna, N. Ranganathan

Real-time Traffic

GLVLSI 1998 | VLSI |

claim paper

Related Content

» HighLevel Power Estimation and LowPower Design Space Exploration for FPGAs

» System level power estimation methodology with H264 decoder prediction IP case study

» Architectural Exploration Using VerilogBased Power Estimation A Case Study of the IDCT

» A Methodology and Tool for Automated Transformational HighLevel Design Space Exploration

» IDAP A Tool for High Level Power Estimation of Custom Array Structures

» A high level SoC power estimation based on IP modeling

» ACTIF A HighLevel Power Estimation Tool for Analog ContinuousTimeFilters

» Power Monitors A Framework for SystemLevel Power Estimation Using Heterogeneous Power Mode...

» Incorporating PVT Variations in SystemLevel Power Exploration of OnChip Communication Arch...

Post Info
More Details (n/a)

Added	04 Aug 2010
Updated	04 Aug 2010
Type	Conference
Year	1998
Where	GLVLSI
Authors	Vamsi Krishna, N. Ranganathan

Comments (0)