Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic

The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectures, the choice of an efficient architecture and reconfiguration scheme for a given application is a complex task. Tools for exploration of lternatives at higher abstraction levels are needed. This paper describes the modeling and simulation of a dynamically reconfigurable hardware implementation of the Fast Fourier Transform – FFT using rewriting-logic. It is shown that rewriting-logic can be used as a framework for fast design space exploration, providing a quick evaluation of different reconfigurable solutions.

• Type: Conference
• Year: 2003
• Where: SBCCI
• Authors: Mauricio Ayala-Rincón, Rodrigo B. Nogueira, Carlos H. Llanos, Ricardo P. Jacobi, Reiner W. Hartenstein
• Keywords: Dynamically Reconfigurable, Reconfigurable Architectures, Reconfigurable Hardware Implementation, SBCCI 2003