More Practical Bounded-Skew Clock Routing

: Academic clock routing research results has often had limited impact on industry practice, since such practical considerations as hierarchical buffering, rise-time and overshoot constraints, obstacle- and legal location-checking, varying layer parasitics and congestion, and even the underlying design flow are often ignored. This paper explores directions in which traditional formulations can be extended so that the resulting algorithms are more useful in production design environments. Specifically, the following issues are addressed: (i) clock routing for varying layer parasitics with nonzero via parasitics; (ii) obstacle-avoidance clock routing; (iii) a new topology design rule for prescribed-delay clock routing; and (iv) predictive modeling of the clock routing itself. We develop new theoretical analyses and heuristics, and present experimental results that validate our new approaches. 1 Preliminaries Control of signal delay skew has become a dominant objective in the routing of...

• Type: Conference
• Year: 1997
• Where: DAC
• Authors: Andrew B. Kahng, Chung-Wen Albert Tsao
• Keywords: Clock, Clock Routing Research, Computer Architecture, DAC 1997, Routing