Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution

Design space exploration of multiprocessors on chip requires both automatic performance analysis techniques and efficient multiprocessors configuration performance evaluation. Prohibitive simulation time of single multiprocessor configuration makes large design space exploration impossible without massive use of computing resources and still implementation issues are not tackled. This paper proposes a new performance evaluation methodology for multiprocessors on chip which conduct a multiobjective design space exploration through emulation. The proposed approach is validated on a 4 way multiprocessor on chip design space exploration where a 6 order of magnitude improvement have been achieved over cycle accurate simulation.

• Type: Conference
• Year: 2006
• Where: IPPS
• Authors: Riad Ben Mouhoub, Omar Hammami
• Keywords: Chip Design Space, Design Space Exploration, Distributed And Parallel Computing, IPPS 2006, Multiprocessors Configuration Performance