Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor

The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap between peak performance and sustained performance is the challenge for software tool developers and the application developers. Image processing and media applications are typical "main stream" applications. In this paper, we use the Harris algorithm for detection of points of interest (PoI) in an image as a benchmark to compare the performance of several parallel schemes on a Cell processor. The impact of the DMA controlled data transfers and the synchronizations between SPEs explains the differences between the performance of the different parallelization schemes. These results will be used to design a tool for an efficient mapping of image processing applications on multi-core architectures.

• Type: Conference
• Year: 2007
• Where: ISPA
• Authors: Tarik Saidani, Lionel Lacassagne, Samir Bouaziz, Taj Muhammad Khan
• Keywords: Cell Processor, Distributed And Parallel Computing, Image Processing, ISPA 2007, Performance