Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

TRETS
2008

favoriteEmaildiscussreport

46views more TRETS 2008»

Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations

13 years 10 months ago

Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations

Download cas.ee.ic.ac.uk

N. Pete Sedcole, Peter Y. K. Cheung

Real-time Traffic

TRETS 2008 |

claim paper

Related Content

» Parametric yield in FPGAs due to withindie delay variations a quantitative analysis

» Optimization objectives and models of variation for statistical gate sizing

» Gate sizing using incremental parameterized statistical timing analysis

» A New Method for Design of Robust Digital Circuits

» Path Delay Estimation using Power Supply Transient Signals A Comparative Study using Fouri...

» A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2008
Where	TRETS
Authors	N. Pete Sedcole, Peter Y. K. Cheung

Comments (0)