Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

34

CARDIS
2004
Springer

favoriteEmaildiscussreport

94views Hardware» more CARDIS 2004»

Place and Route for Secure Standard Cell Design

14 years 4 months ago

Place and Route for Secure Standard Cell Design

Download www.ee.ucla.edu

Kris Tiri, Ingrid Verbauwhede

Real-time Traffic

CARDIS 2004 | Hardware |

claim paper

Related Content

» TSUNAMI An Integrated TimingDriven Place And Route Research Platform

» Performance driven global routing for standard cell design

» Improving overthecell channel routing in standard cell design

» FloatingPoint Unit in Standard Cell Design with 116 Bit Wide Dataflow

» Doubleviadriven standard cell library design

» Standard Cell Like ViaConfigurable Logic Block for Structured ASICs

» Partitiondriven standard cell thermal placement

» A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation

» A lowpower 1Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards

Post Info
More Details (n/a)

Added	01 Jul 2010
Updated	01 Jul 2010
Type	Conference
Year	2004
Where	CARDIS
Authors	Kris Tiri, Ingrid Verbauwhede

Comments (0)