Sciweavers

DSN
2002
IEEE

A Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture

14 years 4 months ago
A Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture
The architecture and implementation of the LEON-FT processor is presented. LEON-FT is a fault-tolerant 32-bit processor based on the SPARC V8 instruction set. The processors tolerates transient SEU errors by using techniques such as TMR registers, on-chip EDAC, parity, pipeline restart, and forced cache miss. The first prototypes were manufactured on the Atmel ATC35 0.35 µm CMOS process, and subjected to heavy-ion fault-injection at the Louvain Cyclotron. The heavy-ion tests showed that all of the injected errors (> 100,000) were successfully corrected without timing or software impact. The device SEU threshold was measured to be below 6 MeV while ion energy-levels of up to 110 MeV were used for error injection.
Jiri Gaisler
Added 14 Jul 2010
Updated 14 Jul 2010
Type Conference
Year 2002
Where DSN
Authors Jiri Gaisler
Comments (0)