Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

66

DAC
2000
ACM

78views Computer Architecture» more DAC 2000»

Power minimization derived from architectural-usage of VLIW processors

15 years 7 months ago

Power minimization derived from architectural-usage of VLIW processors

Download www.cs.york.ac.uk

Catherine H. Gebotys, Robert J. Gebotys, S. Wiratu

Real-time Traffic

Computer Architecture | DAC 2000 |

claim paper

Related Content

» Design and Analysis of a Low Power VLIW DSP Core

» EnergyPerformance Evaluation of the Multithreaded Extension of a Multicluster VLIW Process...

» Lowpower data forwarding for VLIW embedded architectures

» Adaptive Load Sharing for Network Processors

» Power and thermal effects of SRAM vs LatchMux design styles and clock gating choices

» Compiletime dynamic voltage scaling settings opportunities and limits

» A probabilistic and energyefficient scheduling approach for online application in realtime...

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	DAC
Authors	Catherine H. Gebotys, Robert J. Gebotys, S. Wiratunga

Comments (0)