Scalable and Partitionable Asynchronous Arbiter for Micro-threaded Chip Multiprocessors

Abstract. This paper presents a scalable and partitionable asynchronous bus arbiter for use with chip multiprocessors (CMP) and its corresponding pre-layout simulation results using VHDL. The arbiter exploits the advantage of a concurrency control instruction (Brk) provided by the micro-threaded microprocessor model to set the priority processor and move the circulated arbitration token at the most likely processor to issue the create instruction. This mechanism provides latency hiding during token circulation by decoupling the micro-threaded processor from the ring's timing. It is shown that this arbiter can be extended easily to support large numbers of processors and can be used for chip multiprocessor arbitration purposes.

• Type: Conference
• Year: 2006
• Where: ARCS
• Authors: Nabil Hasasneh, Ian Bell, Chris R. Jesshope
• Keywords: ARCS 2006, Asynchronous Bus Arbiter, Chip Multiprocessor, Chip Multiprocessor Arbitration, Software Engineering