Silicon Validation of Evolution-Designed Circuits

No silicon fabrication and characterization of circuits with topologies designed by evolution has been done before, leaving open questions about the feasibility of the evolutionary design approach, as well as on how highperformance, robust, or portable such designs could really be when implemented in hardware. This paper is the first to report on a silicon implementation of circuits evolved in simulation. Several circuits were evolved and fabricated in 0.5-micron CMOS process; this paper focuses on results of logical gates evolved at transistor level. It discusses the steps taken in order to increase the chances of robust and portable designs, summarizes the results of characterization tests based on chip measurements, and comments on the performance comparing to simulations.

• Type: Conference
• Year: 2003
• Where: EH
• Authors: Adrian Stoica, Ricardo Salem Zebulum, Xin Guo, Didier Keymeulen, Michael I. Ferguson, Vu Duong
• Keywords: 0.5-micron Cmos Process, EH 2003, Evolutionary Design Approach, Silicon Fabrication