Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures

Abstract. In this paper we analyse a serial (ripple carry) and a parallel (Kogge-Stone) adder when operating in subthreshold at 100nm and 70nm. These are targeted for ultra low power consumption applications. The elementary gates used are threshold logic gates (perceptrons). Simulations have been performed both with and without considering the delay on the wires. These simulations confirm that wires play a significant role, reducing the speed advantage of the parallel adder (over the serial one) from 4.5x to 2.2–2.4x. A promising result is that the speed of both adders improves more than 10x when migrating from 100nm to 70nm. The full adder based on threshold logic gates (used in the ripple carry adder) im

• Type: Conference
• Year: 2005
• Where: IWANN
• Authors: Valeriu Beiu, Asbjørn Djupdal, Snorre Aunet
• Keywords: IWANN 2005, Ripple Carry, Threshold Logic Gates, Ultra Low Power