The X-MatchLITE FPGA-Based Data Compressor

This paper introduces a hardware amenable algorithm for lossless data compression and a highly integrable architecture which enables Gbit/s compression using contemporary ASIC technology. An FPGA prototype of the architecture is presented. A comparison between this prototype and the full version of the system is made together with the details of the engineering decisions needed to successfully realize an ASIC compressor in FPGA technology.

• Type: Conference
• Year: 1999
• Where: EUROMICRO
• Authors: Jose Luis Nunez, Claudia Feregrino, Simon Jones, Stephen Bateman
• Keywords: Contemporary Asic Technology, EUROMICRO 1999, FPGA Prototype, Lossless Data Compression, Software Engineering