A controller-based design-for-testability technique for controller-data path circuits