A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture