A Functional Approach to the Formal Specification of Networks on Chip