A generic micro-architectural test plan approach for microprocessor verification