A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms