A metric for layout-friendly microarchitecture optimization in high-level synthesis