A network-flow approach to timing-driven incremental placement for ASICs