A new Multilevel Hierarchical MFPGA and its suitable configuration tools