A predictable and command-level priority-based DRAM controller for mixed-criticality systems